AUTOMATICALLY ELIMINATING SPECULATIVE LEAKS WITH BLADE

ANONYMOUS AUTHOR(S)

Abstract We introduce BLADE, a new approach to automatically and efficiently synthesizing provably correct repairs for transient execution vulnerabilities like Spectre. BLADE is built on the insight that to stop speculative execution attacks, it suffices to cut the dataflow from expressions that speculatively introduce secrets (sources) to those that leak them through the cache (sinks), rather than prohibiting speculation altogether. We formalize this insight in a static type sytem that (1) types each expression as either *transient*, *i.e.*, possibly containing speculative secrets or as being stable, and (2) prohibits speculative leaks by requiring that all sink expressions are stable. We introduce protect, a new abstract primitive for fine grained speculation control that can be implemented via existing architectural mechanisms, and show how our type system can automatically synthesize a minimal number of protect calls needed to ensure the program is secure. We evaluate BLADE by using it to repair several verified, yet vulnerable WebAssembly implementations of cryptographic primitives. BLADE can fix existing programs that leak via speculation *automatically*, without user intervention, and efficiently using two orders of magnitude fewer fences than would be added by existing compilers, thereby and ensuring security with minimal performance overhead.

1 Introduction

Implementing secure cryptographic algorithms is hard. The code must not only be functionally correct and memory safe, it must avoid divulging secrets indirectly through side channels like control-flow, memory-access patterns, or execution time. Consequently, much recent work focuses on how to ensure implementations do not leak secrets *e.g.*, via type systems [12, 39], verification[4], and program transformations [6].

Unfortunately, these efforts are foiled by speculative execution. Even if secrets are closely controlled via guards and access checks, the processor can simply ignore those checks when executing speculatively. An attacker can exploit this to leak secrets in turn.

In principle, memory fences block speculation, and hence, offer a way to recover the original security guarantees. In practice, however, fences pose a confounding dilemma. Programmers can either rely on heuristic approaches for inserting fences [37], but then forgo guarantees about the absence of side-channels. Alternatively, they can recover security guarantees by conservatively inserting fences after every load, but endure the huge performance costs. In this paper, we introduce BLADE, a new approach to automatically, provably and efficiently eliminate speculationbased leakage. BLADE is based on the key insight that to prevent leaking data via speculative execution, it is unnecessary to stop *all* speculation as done by traditional memory fences. Instead, it suffices to *cut* the data flow from expressions (sources) that speculatively introduce secrets to those that leak them through the cache (sinks). We develop this insight into an automatic enforcement algorithm via four contributions.

1. A Semantics for Speculation. Our first contribution is a formal operational semantics for a simple While language that precisely captures how speculation can occur and what an attacker can observe via speculation (§ 3). To prevent leakage, we propose and formalize the semantics of an abstract primitive called protect that does not exist in today's hardware but captures the essence of several primitives proposed in recent work [2, 32]. Furthermore, this primitive can be implemented in software *e.g.*, via *speculative load hardening* [30]. Crucially, and in contrast to a regular fence which stops *all* speculation, protect only stops speculation for a given *variable*. For example x:=protect(*e*) ensures that *e*'s value is only assigned to *x after e* has been assigned its *stable*, non-speculative value.

2. A Type System for Speculation. Our second contribution is an approach to conservatively approximating the dynamic semantics of speculation via a *static type sytem* that types each expression as either transient (**T**), *i.e.*, expressions that may contain speculative secrets, or stable (**S**), *i.e.*, those that cannot (§ 4.1). Our system prohibits speculative leaks by requiring that all *sink* expressions that can influence intrinsic attacker visible behavior (*e.g.*, cache addresses) are typed as stable. We connect the static and dynamic semantics by proving that well-typed programs are indeed secure, *i.e.*, satisfy a correctness condition called speculative non-interference [17] which states that the program does not leak under speculative execution more than it would under sequential execution.

3. Automatic Protection. Existing programs that are free of protect statements are likely insecure under speculation and will be rejected by our type system. Thus, our third contribution is an algorithm that automatically synthesizes a *minimal* number of protect statements to ensure that the program satisfies speculative non-interference. To this end, we extend the type checker to construct a *def-use graph* that captures the data-flow between program expressions. A *cutset* in the graph is a set of variables whose removal eliminates

```
1
       void SHA2_update_last(int *input_len, ...)
  1
2
  2
       {
3
  3
          if (! valid(input_len)) { ... }
4
  4
          int len = *input_len;
5
  5
          int *dst3 = ... + len;
6
  6
          _mm_lfence();
7
  7
          int *dst3_safe = protect(.. + len);
8
  8
          . . .
9
  9
          *dst3_safe = pad;
<sup>10</sup> 10
          . . .
<sup>11</sup> 11
       }
12
```

Figure 1. Code fragment from the HACL* SHA2 implementation, containing a potential speculative execution vulnerability that leaks *explicitly* through the cache by writing memory at a secret-tainted address (line 9). A naive patch is shown is shown in **red**, the patch computed by BLADE is shown in **green**.

23 all paths from secret-sources to observable-sinks. We show 24 that inserting a protect statement for each variable in a cut-25 set suffices to yield a program that is well-typed, and hence, 26 secure with respect to speculation (§5.3). Happily, finding 27 such cuts is an instance of the classic max-flow/min-cut prob-28 lem, so existing polynomial time algorithms let us efficiently 29 synthesize protect statements that resolve the dilemma of 30 enforcing security with minimal performance overhead. 31

32 4. Evaluation. Our final contribution is an implementation 33 of our method in a tool called BLADE, and an evaluation using BLADE to repair verified yet vulnerable (to transient 34 execution attacks) programs: the WebAssembly implemen-35 tations of the signal messaging Protocol and its respective 36 cryptographic libraries [29], and a number of verified cryp-37 38 tographic algorithms from [38] (§ 6). Our evaluation shows that BLADE can automatically compute fixes for existing 39 programs. Compared to an existing fully automatic protec-40 tion as implemented in existing compilers (notably Clang), 41 BLADE inserts two orders of magnitude fewer fences and 42 43 thus imposes negligible performance overhead.

2 Overview

In this section, we present two potential speculative execution 47 vulnerabilities in HACL*- a verified cryptographic library 48 that were discovered by BLADE and discuss how BLADE 49 repairs the vulnerabilities by inserting protect statements. 50 We then show how BLADE computes the repairs via our mini-51 mal fence inference algorithm and finally how BLADE proves 52 that the repairs are indeed correct, via our transient-flow type 53 system. 54

55

44

45

46

13

14

15

16

17

18

19

20

21

22

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

2.1 Two Speculation Bugs and Their Fixes

Figure 1 shows a code fragment from a function in the implementation of the SHA2 hash in HACL*. Though BLADE operates on WebAssembly, we present equivalent simplified C code for readability. The function takes as input a pointer input_len, validates the input (line 3), loads from memory the public length of the hash (line 4), calculates a target address dst3 (line 5), and finally pads the buffer pointed to by dst3 (line 9).

1. Leaking Through a Memory Write. During normal, sequential execution this code is not a problem: the function validates the input to prevent classic buffer overflows vulnerabilities. However, an attacker can exploit the function to leak senstive data during speculation. To do this, the attacker first has to modify the value that the pointer input len holds during speculation. Since input_len is a function parameter, this can be achieved e.g., by calling the function repeatedly with legitimate addresses, training the branch predictor to predict the next input to be valid. After (mis)training the branch predictor, the attacker manipulates input_len to point to an address containing secret data (e.g., the secret key used by the hash function) and calls the function again, this time with an invalid pointer. As a result of the mistraining, the branch predictor causes the processor to skip validation and erroneously load the secret into len, which in turn, is used to calculate pointer dst 3. The buffer pointed to by dst 3 is then written in line 9, completing the attack. Even though pointer dst3 is incorrect due to misprediction and the write will therefore be squashed, its side-effects persist, and therefore remain visible to the attacker. The attacker can then extract the target address – and thereby the secret via cache timing measurements [16].

Preventing the Attack: Memory Fences. Since the attack exploits the fact that input validation is speculatively skipped, we can prevent it by making sure that the buffer in line 9 is not written until the input has been validated. To mitigate these class of attacks, Intel [19] and AMD [5] recommend inserting a speculation barrier after critical validation check-points. Following this strategy, we would place a *memory fence* on line 6. This fence stops all speculative execution past the fence, *i.e.*, no statements after the fence are executed until all previous statements (including input validation) have been resolved. While the effects of the fence prevent the attack, they are more restrictive than necessary and incur high performance cost [33].

Preventing the Attack Efficiently. We propose an alternative way to stop speculation from reaching the write in line 9 through a new primitive called protect. Rather than eliminate *all* speculation, protect only stops speculation along *a particular data-path.* We use protect to patch the program in line 7. Instead of assigning pointer dst3 directly as in line 5, the expression that computes the address is guarded by a protect statement. This ensures that the value assigned

Automatically Eliminating Speculative Leaks with BLADE

166

167

168

169

170

171

172

173

174

175

176 177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

```
<sup>111</sup> 1
         void SHA2_update_last(int *input_len,...)
112<sub>2</sub>
           {
<sup>113</sup> 3
              if (! valid(input_len)) { ... }
<sup>114</sup> 4
              int len = *(input_len);
115 5
              . . .
<sup>116</sup> 6
              int len_safe = protect(*input_len)
117 7
              for ( i = 0; i < len_safe + ...)</pre>
<sup>118</sup> 8
                 dst2[i] = 0;
<sup>119</sup> 9
              . . .
<sup>120</sup>10
           }
121
```

122

123

124

125

126

127

128

129

130

131

Figure 2. SHA2 code fragment containing a potential speculative execution vulnerability that leaks *implicitly* through a control-flow dependency.

to dst3_safe is always guaranteed to use len's final, nonspeculative value. Therefore, writing to dst3_safe in line 9 prevents any invalid secret-*tainted* address from speculatively reaching the store, where it could be leaked to the attacker.

The protect primitive offers an abstract interface for fine 132 grained control of speculation. There are a number of possible 133 implementations for this interface. For example, protect 134 could be implemented in hardware. While unfortunately, 135 today's hardware does not offer an equivalent instruction 136 to protect, similar functionalities have been proposed in 137 recent work [2, 32]. Alternatively, protect can be imple-138 mented in software (a similar proposal has been made in [30]). 139 In general, protect can be implemented through a fence 140 instruction. However, better solutions exist for reading arrays. 141 For example, Speculative Load Hardening (SLH), a mitigation 142 deployed in the code generated by Clang [10], stalls individ-143 ual array reads until the corresponding bounds-check con-144 dition gets resolved. We model software implementations of 145 protect through a restricted primitive called safe read, 146 which can only be applied to array reads. We then formalize 147 an implementation of safe_read via SLH in the supple-148 mentary material, and evaluate the number of protect and 149 safe_read needed to patch HACL* and their overhead in 150 Section 6. 151

2. Leaking Through a Control-Flow Dependency. Figure 2
shows a code fragment taken from the same function as in
Figure 1. The code contains a second potential vulnerability, but in contrast to Figure 1 the vulnerability leaks secrets *implicitly*, through a control-flow dependency.

The function reads from memory a (public) integer len 157 (line 4), which determines the number of initialization rounds 158 in the condition of the for-loop (line 7). Like the previous 159 vulnerability, the function is harmless under sequential ex-160 ecution, but leaks under speculation. As before, the attacker 161 manipulates the pointer input_len to point to a secret after 162 mistraining the branch predictor to skip validation. But in-163 stead of leaking the secret directly through the data cache, they 164 165

can leak the value indirectly through a control-flow dependency, e.g., via the instruction cache and non-secret dependent lines of the data cache. In particular, the secret determines how often the initialization loop (line 7) is executed during speculation, and therefore an attacker can make secret dependent observations via instruction- and data-cache timing attacks. Like the previous vulnerability, this vulnerability can be fixed via the protect primitive, as shown in lines 6 and 7.

2.2 Computing Fixes Via Minimal Fence Inference

BLADE automatically infers the placement of these protect statements. We illustrate this process using a simple running example Ex1 shown in Figure 3. The code reads two values from an array ($x:=a[i_1]$ and $y:=a[i_2]$), adds them (z:=x+y), and indexes another array with the result (w:=b[z]). We assume that all array operations are implicitly bounds-checked and thus no explicit validation code is needed.

Like the examples above, Ex1 contains a speculative execution vulnerability: the array reads may skip their bounds check and so x and y can contain transient secrets (*i.e.*, secrets introduced by misspeculation). This secret data then flows to z, and finally leaks through the data cache by the array read b[z].

Def-Use Graph. To secure the program, we need to cut the dataflow between the array reads which could introduce transient secret values into the program, and the index in the array read where they are leaked through the cache. For this, we first build a def-use graph whose nodes and directed edges capture the data dependencies between the expressions and variables of a program. For example, consider the def-use graph of program Ex1 in Figure 4. In the graph, the edge $x \rightarrow x + y$ indicates that x is used to compute x + y.¹ To track how transient values propagate in the def-use graph, we extend the graph with the special circle node T, which represents the source of transient values of the program. Since reading memory creates transient values, we connect the T node to all nodes containing expressions that explicitly read memory, e.g., $\mathbf{T} \rightarrow a[i_1]$. Following the data dependencies along the edges of the defuse graph, we can see that node T is transitively connected to node z, which indicates that z can contain transient data at run-time. To detect insecure uses of transient values, we then extend the graph with the special circle node S, which represents the sink of stable (i.e., non-transient) values of a program. Intuitively, this node draws all the values of a program that *must* be stable to avoid transient execution attacks. Therefore, we connect all expression used as array indices in the program to the **S** node, e.g., $z \rightarrow S$. The fact that the graph in Figure 3 contains a path from T to S indicates that transient data flows through data dependencies into (what should be) a stable index expression and thus the program is insecure.

Cutting the Dataflow. In order to make the program safe, we need to *cut* the data-flow between **T** and **S** by introducing

¹To avoid ambiguities in the graph, we assume that each variable is assigned at most *once*, *i.e.*, the code is in static single assignment form.

$x := a[i_1]$	$x := \mathbf{protect}(a[i_1])$
$y := a[i_2]$	$y := \mathbf{protect}(a[i_2])$
z := x + y	$z := \mathbf{protect}(x+y)$
w := b[z]	

Figure 3. Ex1: Running Example. The optimal patch computed by BLADE is shown in green. A sub-optimal patch is shown in orange.



Figure 4. Def-use Graph of Ex1. We omit some irrelevant edges for readability. The Figure contains two choices of cut-sets, shown as dashed lines. The left cut requires removing two nodes and thus, inserting two protect statements. The right cut shows a minimal solution, which only requires removing a single node.

as few protect statements as necessary. This problem can be equivalently restated as follows: find a *minimal cut-set, i.e.,* a minimal set of variables, such that removing the variables from the graph eliminates all paths from **T** from **S**. Each choice of cut-set defines a way to repair the program: simply add a protect statement for each variable in the set. Figure 4 contains two choices of cut-sets, shown as dotted lines. The cut-set on the left requires two protect statements, for variables *x* and *y* respectively, corresponding to the **orange** patch in Figure 3. The cut-set on the right is minimal, it requires only a single protect, for variable *z*, and corresponds to the **green** patch in Figure 3. In general, the a minimal cut-set can be computed as a solution to the Min-Cut/Max-Flow problem, for which efficient polynomial-time algorithms exist [1].

2.3 Proving Correctness Via Transient-Flow Types

To formalize and verify the correctness of the patch computed by cutting the def-use graph, we define a transient-flow type system and construct the def-use graph for a given program from the type-constraints generated during type inference.

Typing Judgement. The type system statically assigns a 265 transient-flow type to each variable: a variable is typed as 266 transient (written as T), if it can contain transient data (i.e., 267 potential secrets) at run-time, and as *stable* (written as **S**), 268 otherwise. Given a typing environment Γ which assigns a 269 transient flow type to each variable, and a command *c*, the 270 type system defines a judgement $\Gamma \vdash c$ saying that c is free of 271 speculative execution bugs. The type system enforces that 272 transient expressions may not be used in positions that may 273 leak their value by affecting memory reads and writes, e.g., 274 275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

they may not be used as array indices and in loop conditions. Additionally, it requires that transient expressions may not be assigned to stable variables, except through the use of protect. To show that our type system indeed prevents speculative execution attacks, we define a semantics for speculative execution of a while language (Section 3) and prove that well-typed programs do not leak speculatively more than *sequentially*, that is by executing their statements in-order and without speculation (see Section 5).

Type Inference. Given an input program, we construct the corresponding def-use graph by collecting the type constraints generated during type inference. Type inference is formalized by a typing-inference judgment Γ , Prot $\vdash c \Rightarrow k$, which extends the typing judgment from above with (1) a set of protected variables Prot (the cut-set), and (2) a set of type-constraints k (the def-use graph). At a high level, type inference has 3 steps: (i) generate a set of constraints under an initial typing environment and protected set that allow any program to type-check, (ii) construct the def-use graph from the constraints and find a cut-set, and (iii) compute the resulting typing environment. To characterize the security of a still *unrepaired* program after type inference, we define a typing judgment Γ , Prot $\vdash c$, where unprotected variables are explicitly accounted for in the Prot set.² Intuitively, the program is secure if we promise to insert a protect statement for each variable in Prot.

To repair programs, we simply honor the promise of inserting protect statements for each for each variable in the protected set of the typing judgment obtained above. Once repaired, the program type checks under an empty protected set and with the same typing environment.

2.4 Attacker Model

Before moving to the details of our semantics and transient type system, we discuss the attacker model considered in this work. The attacker runs cryptographic code on a speculative out-of-order processor and, as usual, can choose the values of public inputs and observe public outputs, but may not read secret data (e.g., cryptographic keys) in registers and memory. Additionally, the attacker can influence how programs are speculatively executed through the branch predictor and choose the instructions execution order in the processor pipeline. The effects of these actions are observable through the cache and are otherwise invisible at the ISA level. In particular, while programs run, the attacker can take precise timing measurements through the data- and instructioncache with a cache-line granularity, which may disclose secret data covertly. These features allow the attacker to mount Spectre-PHT [20, 21] and Spectre-STL [9] attacks and leak data through FLUSH+RELOAD [43] and PRIME+PROBE [34] cache side-channels attacks. We do not consider speculative attacks that rely on the Return Stack Buffer (e.g., Ret2Spec [25]

255

256

257

258

259

260

261

262

263

264

221

²The judgment $\Gamma \vdash c$ is just a short-hand for $\Gamma, \varnothing \vdash c$.

and [22]) or the Branch Target Buffer (Spectre-BTB [21]). We similarly do not consider attacks that do not use the cache to exfiltrate data, e.g., port contention (SMoTherSpectre [7]) and Meltdown attacks [9, 24], since hardware fixes address them.

A Semantics for Speculation 3

351 We now formalize the concepts presented in the overview. 352 We start by giving a formal semantics for a while language 353 with speculative execution. Figure 5 presents the language's 354 surface syntax. Values consist of Booleans b, pointers n rep-355 resented as natural numbers, and arrays a. Array length and 356 base address are given by functions $length(\cdot)$ and $base(\cdot)$. In 357 addition to variable assignments, pointer dereferences, array 358 stores, conditionals and loops, our language features two spe-359 cial commands that help prevent transient execution attacks. 360 Command *x*:=**protect**(*r*) evaluates *r* and assigns its value to 361 x, only after the value is stable (i.e., non-transient). Command 362 x :=stable_read (e_1, e_2) is a restricted version of protect (\cdot) that 363 only applies to array reads (see Section 3.4) Lastly, fail triggers 364 a memory violation error (caused by reading or writing an 365 array out-of-bounds) and aborts the program. 366

Processor Instructions. Our semantics translates the surface 367 syntax into an abstract set of processor instructions shown in 368 Figure 6. Our processor instructions do not contain branching, 369 they represent a single predicted path through the control flow. 370 The prediction choices are represented by a sequence of guard 371 instructions representing pending branch points. Guard in-372 structions have form $guard(e^b, cs, p)$, which records the branch 373 condition *e*, its predicted truth value *b* and a unique guard 374 identifier p, used in our security analysis (Section 5). Each 375 guard attests the fact that the current execution is valid only if 376 the branch condition gets resolved as predicted. In order to en-377 able a roll-back in case of a missprediction, guards additionally 378 record the set of commands *cs* along the alternative branch. 379

Directives and Observations. Instructions do not have to 380 381 be executed in sequence, they can be executed in any order, enabling out-of-order execution. We use a simple three stage 382 383 processor pipeline: the execution of each instruction is split into fetch, exec, and retire. We do not fix the order in which 384 385

Figure 5. Surface Syntax. 342 343

331

332

333

334

335

336 337

338

339

340

341

344

345

346

347

348

349

350

Va	lue v	::=	$n \mid b \mid a$
Ex	pr. e	::=	$v \mid x \mid e_1 + e_2 \mid e_1 \leqslant e_2$
			length(e) base(e)
Rh	ns. <i>r</i>	::=	e *e e[e]
Cr	nd. c	::=	skip $ x := r * e = e e_1[e_2] := e_3$
			if e then c_1 else c_2
			while <i>e</i> do <i>c</i> $ $ fail $ $ <i>c</i> ₁ ; <i>c</i> ₂
			$ x := stable_read(e_1, e_2)$
			$x := \operatorname{protect}(r)$

Instr.	i	::=	noj st gi	o x:= ore(<i>e</i> uard($= e \mid x := \text{load}(e)$ $(a_1, e_2) \mid x := \text{protect}(e)$ $(a_2, e^b, c_3, p) \mid \text{fail}$
Dir.	d	::=	fet	ch fe	$\operatorname{etch} \overline{b} \mid \operatorname{exec} n$
			re	etire	
Obs.	0	::=	ϵ	load()	$(n,ps) \mid \mathbf{store}(n,ps)$
			fa	il ro	ollback(p)
Predic	tion		b	∈	{true,false}
Guard	Id.		p	∈	M
Reorde	er Bı	ıffer	is	::=	i: is []
Cmd S	tack		cs	::=	c:cs []
Memo	ry S	tore	μ	\in	$\mathbb{N} \rightarrow Value$
Variab	les M	Мар	ρ	\in	$Var \rightarrow Value$
Config	gurat	tion	С	::=	$\langle is, cs, \mu, \rho \rangle$

Figure 6. Processor Syntax.

instructions, and their individual stages are executed, nor do we supply a model of the branch predictor to decide which control flow path to follow. Instead, we let the attacker supply those decisions through a set of *directives* [11] shown in Fig. 6. For example, directive fetch true fetches the true branch of a conditional and **exec** *n* executes the *n*th instruction in the reorder buffer. Executing an instruction generates an observation (Fig. 6) which records attacker observable behavior. Observations include speculative memory reads and writes (i.e., load(n, ps) and store(n, ps) issued while guards ps are pending), rollbacks (i.e., rollback(p) due to misspeculation of guard *p*), and memory violations (fail). Most instructions generate the empty observation ϵ .

Configurations and Reduction Relation. We formally specify our semantics as a reduction relation between processor configurations. A configuration (is, cs, μ, ρ) consists of a queue of in-flight instructions is called the reorder buffer, a stack of commands cs, a memory μ , and map from variables to values ρ . A reduction step $C \xrightarrow{d}_{o} C'$ denotes that, under directive d, configuration C is transformed into C' and generates observation o. To execute a program c with initial memory μ and variable map ρ , the processor initializes the configuration with an empty reorder buffer and inserts the program into the command stack, i.e., $\langle [], [c], \mu, \rho \rangle$. Then, the execution proceeds until both the reorder buffer and the stack in the configuration are empty, i.e., we reach a configuration of the form $\langle [], [], \mu', \rho' \rangle$, for some final memory store μ' and variable map ρ' .

We now discuss the semantics rules of each execution stage and then those for our security primitives.

3.1 Fetch Stage

The fetch stage flattens the input command into a sequence of instructions which it stores in the reorder buffer. Figure 7 presents selected rules; the remaining rules are in Appendix A. Rule [Fetch-Seq] pops command $c_1; c_2$ from the commands

437

438

439

440

386

497

498 499 500

501 502 503

504 505 506

507

508

509

510 511

512

513

514

515 516 517

518 519

521

522

523

524

525

526

527

528

529

530

531

532

533

534

535

536

537

538

539

540

541

542

543

544

545

546

547

548

549

550

Fetch-Seq $\langle is, (c_1; c_2): cs, \mu, \rho \rangle \xrightarrow{\text{fetch}} \langle is, c_1: c_2: cs, \mu, \rho \rangle$ Fetch-Asgn $\langle is, x := e: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}} \langle is + [x := e], cs, \mu, \rho \rangle$ Fetch-Ptr-Load $\langle is, x := *e: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}} \epsilon \langle is + + [x := \text{load}(e)], cs, \mu, \rho \rangle$ Fetch-Array-Load $e = e_2 < length(e_1)$ fresh(p) $c = x := e_1[e_2]$ c' =if *e* then x := *e' else fail $e' = base(e_1) + e_2$ $\xrightarrow{\text{fetch}}_{\epsilon} \langle is, c': cs, \mu, \rho \rangle$ $\langle is, c: cs, \mu, \rho \rangle$ FETCH-IF-TRUE $c = if e then c_1 else c_2$ $i = guard(e^{true}, c_2: c_3, p)$ fresh(p) $\xrightarrow{\text{fetch true}}_{\epsilon} \langle is + +[i], c_1 : cs, \mu, \rho \rangle$ $\langle is, c: cs, \mu, \rho \rangle$ Figure 7. Fetch stage (selected rules).

stack and pushes the two sub-commands for further processing. [Fetch-Asgn] pops an assignment from the commands stack and appends the corresponding processor instruction (x := e) at the end of the reorder buffer.³ Rule [FETCH-PTR-LOAD] is similar and simply translates pointer dereferences to the corresponding load instruction. Arrays provide a memorysafe interface to read and write memory: the processor injects bounds-checks when fetching commands that read and write arrays. For example, rule [FETCH-LOAD-TRUE] expands command $x := e_1[e_2]$ into the corresponding pointer dereference, but guards the command with a bounds-check condition. First, the rule generates the condition $e = e_2 < length(e_1)$ and calculates the address of the indexed element $e' = base(e_1) + e_2$. Then, it replaces the array read on the stack with command if *e* then x := *e' else fail to abort the program and prevent the buffer overrun if the bounds check fails. Later, we show that speculative out-of-order execution can simply ignore the bounds check guard and cause the processor to transiently read memory at an invalid address. Rule [FETCH-IF-TRUE] fetches a conditional branch from the stack and, following the prediction provided in directive fetch true, speculates that the condition e will evaluate to true. Thus, the processor inserts the corresponding instruction $guard(e^{true}, c_2: c_s, p)$ with a fresh guard identifier *p* in the reorder buffer and pushes 49(the then-branch c_1 onto the stack *cs*. Importantly, the guard 491 instruction stores the else-branch together with a copy of 492



Execute $ is_1 = n-1$
$\underline{\rho' = \phi(is_1, \rho)} \qquad \langle is_1, i, is_2, cs \rangle \xrightarrow{(\mu, \rho', o)} \langle is', cs' \rangle$
$\langle is_1 + +[i] + +is_2, cs, \mu, \rho \rangle \xrightarrow{\text{exec } n} _{o} \langle is', cs', \mu, \rho \rangle$
Exec-Asgn $i=(x:=e)$ $v=\llbracket e \rrbracket^{\rho}$ $i'=(x:=v)$
$\langle is_1, i, is_2, cs \rangle \xrightarrow{(\mu, \rho, \epsilon)} \langle is_1 + + [i'] + + is_2, cs \rangle$
Exec-Branch-Ok $i = \mathbf{guard}(e^b, cs', p)$ $[\![e]\!]^{\rho} = b$
$\langle is_1, i, is_2, cs \rangle \xrightarrow{(\mu, \rho, \epsilon)} \langle is_1 + + [\mathbf{nop}] + + is_2, cs \rangle$
Exec-Branch-Mispredict $i = \mathbf{guard}(e^b, cs', p) \qquad [\![e]\!]^{\rho} \neq b$
$\overline{\langle is_1, i, is_2, cs \rangle} \xrightarrow{(\mu, \rho, \text{rollback}(p))} \langle is_1, cs' \rangle$
Exec-Load $i=(x:=\mathbf{load}(e))$ store $(_,_) \notin is_1$ $n=\llbracket e \rrbracket^{\rho}$ $ps=(is_1)$ $i'=(x:=\mu(n))$
$\overline{\langle is_1, i, is_2, cs \rangle} \xrightarrow{(\mu, \rho, \operatorname{read}(n, ps))} \langle is_1 + [i'] + is_2, cs \rangle}$
Figure 8. Execute stage (selected rules).

the current commands stack (*i.e.*, c_2 : c_3) as a rollback stack to restart the execution in case of misprediction.

3.2 Execute Stage

In the execute stage, the processor evaluates the operands of instructions in the reorder buffer and rolls back the program state whenever it detects a misprediction.

Transient Variable Map. To evaluate operands in the presence of out-of-order execution, we need to take into account how previous, possibly unresolved assignments in the reorder buffer affect the variable map. In particular, we need to ensure that an instruction cannot execute if it depends on a preceding assignment whose value is still unknown. To update variable map ρ with the pending assignments in reorder buffer *is*, we define a function $\phi(is, \rho)$, called the *transient variable map*. The function walks through the reorder buffer, registers each resolved assignments (i.e., x:=v) in the variables from pending assignments (i.e., x:=e, x:=load(e), and x:=protect(r)) as *undefined* $(\rho[x \mapsto \bot])$, making their respective values unavailable to following instructions.

Execute Rule and Auxiliary Relation. Step rules for the reduction relation are shown in Figure 8. Rule [EXECUTE] executes the *n*-th instruction in the reorder buffer, following the directive **exec** *n*. For this, the rule splits the reorder buffer into

551 prefix is_1 , n-th instruction *i* and suffix is_2 . Next, it computes 552 the transient variable map $\phi(is_1, \rho)$ and executes a transition 553 step under the new map using an auxiliary relation ~. Notice 554 that [EXECUTE] does not update the store or the variable map 555 (the transient map is simply discarded). These changes are performed later in the retire stage. 556

557 The rules for the auxiliary relation are shown in Fig. 8. The 558 relation transforms a tuple (is_1, i, is_2, cs) consisting of prefix, 559 suffix and current instruction *i* into a tuple $\langle is', cs' \rangle$ specifying the reorder buffer and command stack obtained by executing 560 561 i. For example, rule [Exec-Asgn] evaluates the right-hand side of the assignment x := e where $[e]^{\rho}$ denotes the value of 562 *e* under ρ . The premise $v = [e]^{\rho}$ ensures that the expression is 563 defined *i.e.*, it does not evaluate to \perp . Then, the rule substitutes 564 565 the computed value into the assignment (x := v), and reinserts 566 the instruction back into its original position in the reorder 567 buffer.

Guards and Rollback. Rules [Exec-BRANCH-OK] and [Exec-569 BRANCH-MISPREDICT] resolve guard instructions. In rule 570 [EXEC-BRANCH-OK], the predicted and computed value of 571 the guard expression match, and the processor only has to re-572 place the guard with a nop. In contrast, in rule [EXEC-BRANCH-573 MISPREDICT] the predicted and computed value differ ($[e]^{\rho} \neq$ 574 b). This causes the processor to revert the program state and 575 issue a rollback observation. For the rollback, the processor 576 discards the instructions past the guard (i.e., is₂) and substi-577 tutes the current commands stack cs with the rollback stack 578 cs' which causes execution to revert to the alternative branch. 579

580 Loads. Rule [EXEC-LOAD] executes a memory load. The rule 581 computes the address $(n = [e])^{\rho}$, retrieves the value at that 582 address from memory $(\mu(n))$ and rewrites the load into an 583 assignment ($x := \mu(n)$). Inserting the assignment into the re-584 order buffer allows transiently forwarding the loaded value 585 to later instructions. The premise $store(_,_) \notin is_1$ prevents 586 the processor from reading stale data from memory: if the 587 load aliases with a preceding (but pending) store, ignoring 588 the store would produce a stale read. To record that the load 589 is issues *speculatively*, the observation **read**(*n*,*ps*) stores list 590 ps containing the identifiers of the guards still pending in the 591 reorder buffer. Function (is) simply extracts the identifiers of 592 the guard instructions in the buffer is. 593

3.3 Retire Stage

594

595

605

568

The retire stage removes completed instructions from the re-596 order buffer and propagates their changes to variable map and 597 memory store. While instructions are executed out-of-order, 598 they are retired in-order to preserve the illusion of sequential 599 execution to the user. Figure 9 presents the rules for the retire 600 stage. Rule [RETIRE-NOP] removes nop. Rules [RETIRE-ASGN] 601 and [RETIRE-STORE] remove the resolved assignment x := v602 and instruction store(n, v) from the reorder buffer and update 603 the variable map $(\rho[x \mapsto v])$ and the memory store $(\mu[n \mapsto v])$ 604

606

607

608

609

610

611

612

613

614

615

616

617

618

619

620

621

622

623

624

625

626

627

628

629

630

631

632

633

634

635

636

637

638

639

640

641

642

643

644

645

646

647

648

649

650

651

652

653

654

655

656

657

658

659

660

RETIRE-NOP

$$\langle \mathbf{nop}: is, cs, \mu, \rho \rangle \xrightarrow{\text{retire}}_{\epsilon} \langle is, cs, \mu, \rho \rangle$$

RETIRE-ASGN
 $\langle x:=v: is, cs, \mu, \rho \rangle \xrightarrow{\text{retire}}_{\epsilon} \langle is, cs, \mu, \rho[x \mapsto v] \rangle$
RETIRE-STORE
 $i = \mathbf{store}(n, v)$
 $\overline{\langle i: is, cs, \mu, \rho \rangle} \xrightarrow{\text{retire}}_{\epsilon} \langle is, cs, \mu[n \mapsto v], \rho \rangle$
RETIRE-FAIL
 $\langle \mathbf{fail}: is, cs, \mu, \rho \rangle \xrightarrow{\text{retire}}_{\mathbf{fail}} \langle [], [], \mu, \rho \rangle$
Figure 9. Retire stage.

respectively. Rule [RETIRE-FAIL] aborts the program by emptying reorder buffer and command stack and generates a fail observation, simulating a processor raising an exception (e.g., a page fault).

We demonstrate how the attacker can leak a secret from program Ex1 (Fig. 3) in our model. First, the attacker instructs the processor to fetch all the instructions, suppling prediction true for all bounds-check conditions. Figure 10 shows the resulting buffer and how it evolves after each attacker directive, which instruct the processor to speculatively execute the load instructions and the assignment (but not the guard instructions). Memory μ and variable map ρ are shown on the right. Directive exec 4 transiently reads array a past its bound, at index 2, reading into the memory $(\mu(3) = 42)$ of secret array s[0] and generates the corresponding observation. Finally, the processor forwards the values of x and y to compute their sum in the fifth instruction, (z := 42), which is then used as an index in the last instruction and leaked to the attacker via observation read(42,[1,2,3]).

3.4 Security Primitives

 $\langle x :=$

Next, we turn to the rules describing our security primitives.

Protect. Instruction x := protect(r) assigns the value of r, only after all previous guard instructions have been executed, *i.e.*, when the value has become stable and no more rollbacks are possible. Figure 11 formalizes this intuition. Rule [FETCH-PROTECT-EXPR] fetches protect commands involving simple expressions (x := protect(e)) and inserts the corresponding protect instruction in the reorder buffer. Rule [FETCH-PROTECT-ARRAY] piggy-backs on the previous rule by splitting a protect of an array read ($x := protect(e_1[e_2]))$ into a separate assignment of the array value ($x := e_1[e_2]$) and protect of the variable (x := protect(x)). Rules [Exec- $PROTECT_1$ and $[EXEC-PROTECT_2]$ extend auxiliary relation \sim . Rule [EXEC-PROTECT₁] evaluates the expression ($v = [e]^{\rho}$)

1		Reorder Buffer	exec 2	exec 4	exec 5	exec 7	Memory Lavout	716
2	1	$guard((i_1 < length(a))^{true}, [fail], 1)$					$\mu(0) = 0 b[0]$	717
3	2	$x := \mathbf{load}(base(a) + i_1)$	$x := \mu(2)$				$\mu(1) = 0$ $a[0]$	718
4	3	$guard((i_2 < length(a))^{true}, [fail], 2)$					$\mu(2) = 0$ $a[1]$	719
5	4	$y := \mathbf{load}(base(a) + i_2)$		$y := \mu(3)$			$\mu(3) = 42 s[0]$	720
6	5	z := x + y			<i>z</i> :=42			721
7	6	$guard((z < length(b))^{true}, [fail], 3)$					Variable Map	722
8	7	w := load(base(b) + z)				$w := \mu(42)$	$\rho(i_1) = 1$	723
9		Observations:	read(2,[1])	read(3,[1,2])	e	read(42,[1,2,3])	$\rho(i_1)=2$	724
0			•		1	1		725

Figure 10. Leaking execution of running example Ex1.

Fetch-Protect-Array $c = (x := protect(e_1[e_2]))$
$c_1 = (x := e_1[e_2])$ $c_2 = (x := protect(x))$
$\langle is, c: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}} \epsilon \langle is, c_1: c_2: cs, \mu, \rho \rangle$
Fetch-Protect-Expr c=(x:=protect(e)) $i=(x:=protect(e))$
$\langle is, c: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}} \epsilon \langle is++[i], cs, \mu, \rho \rangle$
Exec-Protect ₁
$i = (x := \operatorname{protect}(e))$ $v = \llbracket e \rrbracket^{\rho}$ $i' = (x := \operatorname{protect}(v))$
$\langle is_1, i, is_2, cs \rangle \xrightarrow{(\mu, \rho, \epsilon)} \langle is_1 + + [i'] + + is_2, cs \rangle$
EVEC-DROTECTO
LAEC-I ROTECT2
$i = (x := \text{protect}(v))$ guard $(\neg, \neg) \notin is_1$ $i' = (x := v)$

Figure 11. Semantics of $protect(\cdot)$ (selected rules).

and reinserts the instruction in the reorder buffer as if it were a normal assignment. However, the processor leaves the value wrapped inside the protect instruction in the reorder buffer, i.e., $x := \mathbf{protect}(v)$, to prevent forwarding the value to the later instructions via the the transient variable map. When no guards are pending in the reorder buffer ($\mathbf{guard}(_,_,_) \notin is_1$), rule [EXEC-PROTECT₂] transforms the instruction into a normal assignment, so that the processor can propagate and commit its value.

Example. Consider again Ex1 and the execution shown in707Figure 10. In the repaired program, x + y is wrapped in a708**protect** statement. As a result, directive **exec** 5 produces value709z:= **protect**(42), instead of z:=42 which prevents instruction7107 from executing (as its target address is undefined), until all711guards are resolved. This in turn prevents the leaking of the712transient value.

Stable Read. Unfortunately, current processors do not pro vide the means to implement protect in its full generality. Our

semantics therefore contains a primitve stable_read(e_1 , e_2) that implements a restricted version of protect($e_1[e_2]$) for array reads. While protect(\cdot) prevents forwarding loaded values until all pending branches are resolved, stable_read(\cdot) stalls memory loads until individual bounds-check conditions have been resolved. stable_read(\cdot) can be implemented using today's hardware, for example through speculative Load Hardening (SLH) [10], the spectre mitigation proposed by and deployed in the Clang compiler. We provide formal semantics in Appendix B.

Example. Consider again Ex1. Instead of using **protect**(·), we can repair the example by inserting **stable_read**. Instead of a single **protect**(·) for expression x + y, we however need to insert two **stable_read** for $a[i_1]$ and $a[i_2]$, respectively.

4 Type System and Inference

In Section 4.1, we present a transient-flow type system which statically rejects programs that can potentially leak through transient execution attacks. Given an unannotated program, we apply constraint-based type inference [3, 27] to generate its use-def graph and reconstruct type information (Section 4.2). Then, reusing off-the-shelf Max-Flow/Min-Cut algorithms, we analyze the graph and locate potential speculative vulner-abilities in the form of a variable min-cut set. Finally, using a simple program repair algorithm we patch the program by inserting a minimum number of **protect** so that it does not leak speculatively anymore (Figure 13).

4.1 Type System

Our transient-flow type system prevents programs from leaking transient values via cache timing channels. To this end, the type system assigns a *transient-flow type* to expressions and tracks how transient values propagate within programs, rejecting programs in which transient values reach commands which may leak them. An expression can either be typed as *stable* (S) indicating that it cannot contain transient values during execution, or as *transient* (T) indicating that it can. These types form a 2-point lattice [23], which allows stable expressions to be typed as transient, but not vice versa, i.e., we define a can-flow-to relation \sqsubseteq such that S \sqsubseteq T, but T \nsubseteq S.

Anon.

Automatically Eliminating Speculative Leaks with BLADE

VAR VALUE $\Gamma(x) = \tau$ $\Gamma \vdash \nu : \tau \implies \emptyset$ $\Gamma \vdash x : \tau \implies x \sqsubset \alpha_r$ BOP $\Gamma \vdash e_1 : \tau_1 \implies k_1$ $\Gamma \vdash e_2 : \tau_2 \implies k_2$ $\tau_1 \sqsubseteq \tau$ $\tau_2 \sqsubseteq \tau$ $\Gamma \vdash e_1 \oplus e_2 : \tau \implies k_1 \cup k_2 \cup (e_1 \sqsubseteq e_1 \oplus e_2) \cup (e_2 \sqsubseteq e_1 \oplus e_2)$ ARRAY-READ $\Gamma \vdash e_1 : \mathbf{S} \implies k_1$ $\Gamma \vdash e_2: \mathbf{S} \implies k_2$ $\Gamma \vdash e_1[e_2]: \mathbf{T} \implies k_1 \cup k_2 \cup (e_1 \sqsubseteq \mathbf{S}) \cup (e_2 \sqsubseteq \mathbf{S}) \cup (\mathbf{T} \sqsubseteq e_1[e_2])$ (a) Typing Rules for Expressions and Arrays. Asgn $\Gamma \vdash r:\tau \implies k$ $\tau \sqsubseteq \Gamma(x)$ $\Gamma, \operatorname{Prot} \vdash x := r \implies k \cup (r \sqsubseteq x)$ Protect Asgn-Prot $\Gamma \vdash r : \tau \implies k$ $\Gamma \vdash r:\tau \implies k$ $x \in Prot$ $\Gamma, \operatorname{Prot} \vdash x := \operatorname{protect}(r) \implies k$ Γ , Prot $\vdash x := r \implies k \cup (r \sqsubseteq x)$ STABLE-READ $\Gamma \vdash e_1: \mathbf{S} \implies k$ $\Gamma \vdash e_2: \mathbf{S}$ $\Gamma, \operatorname{Prot} \vdash x := \operatorname{stable_read}(e_1, e_2) \implies k \cup (e_1 \sqsubseteq S) \cup (e_2 \sqsubseteq S)$ **IF-THEN-ELSE** $\Gamma \vdash e: \mathbf{S} \implies k$

 $\Gamma, \operatorname{Prot} \vdash c_1 \implies k_1$ $\Gamma, \operatorname{Prot} \vdash c_2 \implies k_2$ Γ , Prot \vdash if *e* then c_1 else $c_2 \implies k \cup k_1 \cup k_2 \cup (e \sqsubseteq S)$

(b) Typing Rules fo Commands.

Figure 12. Transient flow type system and type constraints generation (selected rules).

Typing Expressions. Given a typing environment for variables $\Gamma \in Var \rightarrow \{S, T\}$, the typing judgement $\Gamma \vdash r: \tau$ assigns a transient-flow type τ to r. Figure 12 presents selected rules (see Appendix C for the rest). The shaded part of the rules generates type constraints during type inference and are explained later. Values can assume any type. Variables are assigned their respective type from the environment. Rule [BOP] propagates the type of the operands to the result of binary operators $\oplus \in \{+,<\}$. Finally, rule [ARRAY-READ] assigns the transient type to array reads as the array may potentially be indexed out of bounds during speculation. Importantly, the rule requires the array index to be stable to prevent programs from leaking through the cache.

Typing Commands. Given a set of protected variables Prot. 826 we define a typing judgment Γ , Prot $\vdash c$ for commands. In-827 tuitively, a command c is well-typed under environment Γ 828 and set Prot, if *c* does not leak, under the assumption that 829 the expressions assigned to all variables in Prot are protected 830 using the **protect**(\cdot) primitive. Figure 12b shows our typing 831 rules. Rule [AsgN] disallows assignments from transient to 832 stable variables (as $T \not\subseteq S$). Rule [PROTECT] relaxes this 833 policy as long as the right-hand side is explicitly protected. 834 Intuitively, the result of $protect(\cdot)$ is stable and it can thus 835 flow securely to variables of any type. Rule [Asgn-Prot] is 836 similar, but instead of requiring an explicit $protect(\cdot)$ state-837 ment, it demands that the variable is accounted for in the 838 protected set Prot. This is secure because all assignments to 839 variables in Prot will eventually be protected through the 840 repair function discussed later in this section. Since prim-841 itive x := stable_read (e_1, e_2) corresponds to the array read 842 $e_1[e_2]$, rule [STABLE-READ] requires the array and the index 843 argument to be stable like in rule [ARRAY-READ]. Similar to 844 $protect(\cdot)$, the result of stable read(\cdot) is stable and thus the 845 type of the variable needs no constraints. 846

847

848

849

850

851

852

853

854

855

856

857

858

859

860

861

862

863

864 865

866

867

868

869

870

871

872

873

874

875

876

877

878

879

880

Implicit Flows. To prevent programs from leaking data implicitly through their control flow, rule [IF-THEN-ELSE] requires the branch condition to be stable. This might seem overly restrictive, at first: why can't we accept a program that branches on transient data, as long as it does not perform any attacker-observable operations (e.g., memory reads and writes) along the branches? Indeed, classic information-flow control (IFC) type systems (e.g., [36]) take this approach by keeping track of an explicit program counter label. Unfortunately, such permissiveness is unsound under speculation. Even if a branch does not contain observable behavior, the value of the branch condition can be leaked by the instructions that follow a mispredicted branch. In particular, the rollback caused by a misprediction may cause to repeat load and store instructions after the mispredicted branch, thus revealing whether the attacker guessed the value of the branch condition.

Example. Consider the following program: if *tr* then *x* := 0 else skip; y := a[0]. The program can leak the value of tr during speculative execution. To see that, assume that the processor predicts that tr will evaluate to true. Then, the processor speculatively executes the then-branch (x:=0) and the load instruction (y := a[0]), before resolving the condition. If tr is true, the memory trace of the program contains a single read observation. However, if *tr* is **false**, the processor detects a misprediction, restarts the execution from the other branch (skip) and executes the array read, producing a rollback and two read observations. From these observations, an attacker could potentially make inferences about the value of tr. Consequently, if tr is typed as T, our type system rejects the program as unsafe.

4.2 Type Inference

882

903

We now present our type inference algorithm.

883 *Constraints.* We start by collecting a set of constraints *k* 884 via typing judgement Γ , Prot $\vdash s \implies k$. For this, we define a 885 dummy environment Γ^* and protected set Prot^{*}, such that 886 Γ^* , Prot* $\vdash c \Rightarrow k$ holds for any command c, (*i.e.*, we let $\Gamma^* = \lambda x$.S 887 and include all variables in the cut-set) and use it to extract 888 the set of constraints k. The syntax for constraints is shown 889 in Figure 21. The constraints relate atoms which represent the 890 unknown type of variables, *i.e.*, α_x for *x*, and expression, *i.e.*, 891 r. Constraints record can-flow-to relationships between the 892 atoms and lattice values T and S. They are accumulated via op-893 erator \cup , where we identify $k_1 \cup \cdots \cup k_n$ with the set $\{k_1, \dots, k_n\}$. 894 Solutions and Satisfiability. We define the solution to a set 895 896 of constraints as a function σ from atoms to flow types, *i.e.*, 897 $\sigma \in \text{ATOMS} \mapsto \{\mathbf{T}, \mathbf{S}\}, \text{ and extend solutions to map } \mathbf{T} \text{ and } \mathbf{S}$ to themselves. For a set of constraints k and a solution func-898 899 tion σ , we write $\sigma \vdash k$ to say that the constraints k are satisfied 900 under solution σ . A solution σ satisfies k, if all can-flow-to 901 constraints hold, when the atoms are replaced by their values under σ . We say that a set of constraints k is satisfiable, if 902

there is a solution σ such that $\sigma \vdash k$.

904 Def-Use Graph & Paths. The constraints generated by our 905 type system give rise to the def-use graph of the type-checked 906 program. For a set of constraints k, we call a sequence of 907 atoms $a_1...a_n$ a *path* in k, if $a_i \sqsubseteq a_{i+1} \in k$ for $i \in \{1,...,n-1\}$ and 908 say that a_1 is the path's entry and a_n its exit. A **T-S** path is a 909 path with entry T and exit S. A set of constraints k is satisfiable 910 if and only if there is no **T-S** path in k, as such a path would 911 correspond to a derivation of false. If k is satisfiable, we can 912 compute a solution $\sigma(k)$ by letting $\sigma(k)(a) = T$, if there is a 913 path with entry **T** and exit *a*, and **S** otherwise. 914

Cuts. If a set of constraints is unsatisfiable, we can make it 915 satisfiable by removing some of the nodes in its graph or equiv-916 alently protecting some of the variables. A set of atoms A cuts 917 a path $a_1 \dots a_n$, if some $a \in A$ occurs along the path, *i.e.*, there 918 exists $a \in A$ and $i \in \{1, ..., n\}$ such that $a_i = a$. We call A a cut-set 919 for a set of constraints k, if A cuts all **T-S** paths in k. A cut-set 920 A is minimal for k, if all other cut-sets A' contain as many or 921 more atoms than *A*, *i.e.*, $#A \leq #A'$. 922

Extracting Types From Cuts. From a set of variables *A* such that *A* is a cut-set of constraints *k*, we can extract a typing environment $\Gamma(k, A)$ as follows: for an atom α_x , we define $\Gamma(k,A)(x) = \mathbf{T}$, if there is a path with entry **T** and exit α_x in *k* that is not cut by *A*, and let $\Gamma(k,A)(x) = \mathbf{S}$ otherwise.

Proposition 1 (Type Inference). If Γ^* , Prot* $\vdash c \Rightarrow k$ and A is a set of variables that cut k, then $\Gamma(k,A), A \vdash s$.

Remark. To infer a repair using stable_read instead of
protect, we can restrict our cut-set to only include variables
that are assigned from an array read.

935

928

931

Atom
$$a := \alpha_x | r$$

Constraint $k := a \sqsubseteq S | T \sqsubseteq a | a \sqsubseteq a | k \cup k | \emptyset$
Solution $\sigma \in ATOMS \mapsto \{S,T\}$

Figure 13. Constraint Syntax.

Example. Consider again Ex1 in Figure 3. The graph defined by the constraints k, given by Γ^* , Prot* \vdash Ex1 \Rightarrow k is shown in Figure 4, where we have omitted α -nodes. The constraints are not satisfiable, since there are **T-S** paths. Both {x,y} and {z} are cut-sets, since they cut each **T-S** path, however, the set {z} contains only one element and is therefore minimal. The typing environment $\Gamma(k, {x,y})$ extracted from the sub-obptimal cut {x,y} types all variables as **S**, while the typing extracted from the optimal cut, i.e., $\Gamma(k, {z})$ types x and y as **T** and z, i_1 and i_2 as **S**. By Proposition 2 both $\Gamma(k, {x,y}), {x,y} \vdash$ Ex1 and $\Gamma(k, {z}), {z} \vdash$ Ex1 hold.

4.3 Program Repair

As a final step, our repair algorithm repair(c, Prot) traverses program c and inserts a **protect**(·) statement for each variable in the cut-set Prot. Since we assume that programs are in static single assignment form, there is a single assignment x := rfor each variable $x \in Prot$, and our repair algorithm simply replaces it with x := protect(r).

5 Consistency and Security

We now present two formal results about our speculative semantics and the security of the type system. Our full definitions and proofs can be found in Appendix D.

Consistency. We write $C \downarrow_O^D C'$ for the complete speculative execution of configuration C to final configuration C', which generates a trace of observations O under list of directives D. Similarly, we write $\langle \mu, \rho \rangle \downarrow_O^c \langle \mu', \rho' \rangle$ for the sequential execution of program c with initial memory μ and variable map ρ resulting in final memory μ' and variable map ρ' . To relate speculative and sequential observations, we define a projection function, written $O \downarrow$, which removes prediction identifiers, rollbacks, and mispeculated loads and stores.

Theorem 5.1 (Consistency). For all programs *c*, initial memory stores μ , variable maps ρ , and directives *D*, such that $\langle \mu, \rho \rangle \Downarrow_O^c \langle \mu', \rho' \rangle$ and $\langle [], [c], \mu, \rho \rangle \Downarrow_{O'}^D \langle [], [], \mu'', \rho'' \rangle$, then $\mu' = \mu'', \rho' = \rho''$, and $O \cong O' \downarrow$.

The theorem ensures equivalence of the final memory stores, variable maps, and observation traces from the sequential and the speculative execution. Notice that trace equivalence is up to *permutation*, i.e., $O \cong O' \downarrow$, because the processor can execute load and store instructions out-of-order.

SpeculativeNon-Interference. Speculative non-interference is parametric in the security policy that specifies which variables and part of the memory are controlled by the attacker [17]. In the following, we write *L* for the set of public

10

936

937

938

939

940

941

942

943

944

945

946

947

948

949

950

951

952

953

954

955

956

957

958

959

960

961

962

963

964

965

966

967

968

969

970

971

972

973

974

975

976

977

978

979

980

981

982

983

984

985

986

987

988

989

1099

1100

variables and memory locations that are *observable* by the attacker. Two variable maps are *indistinguishable* to the attacker, written $\rho_1 \approx_L \rho_2$, if and only if $\rho_1(x) = \rho_2(x)$ for all $x \in L$. Similarly, memory stores are related pointwise, i.e., $\mu_1 \approx_L \mu_2$ iff $\mu_1(n) = \mu_2(n)$ for all $n \in L$.

Definition 1 (Speculative Non-Interference). A program c satisfies speculative non-interference if and only if for all directives D, memory stores and variable maps such that $\mu_1 \approx_L \mu_2$ and $\rho_1 \approx_L \rho_2$, let $C_i = \langle [], [c], \mu_i, \rho_i \rangle$ for $i \in \{1, 2\}$, such that $C_1 \Downarrow_{O_1}^D C'_1, C_2 \Downarrow_{O_2}^D C'_2$, if $O_1 \downarrow = O_2 \downarrow$, then $O_1 = O_2$.

1002 In the definiton above, programs leak by producing differ-1003 ent observations starting from memories and variables in-1004 distinguishable to the attacker. Speculative non-interference 1005 requires showing absence of leaks for the speculative traces 1006 $(O_1 = O_2)$ assuming that the program does not already leak 1007 sequentially $(O_1 \downarrow = O_2 \downarrow)$. Notice that here we consider syn-1008 tactic equivalence for the traces because both executions fol-1009 low the same list of directives. We now present our sound-1010 ness theorem: well-typed programs satisfy speculative non-1011 interference. 1012

Theorem 5.2 (Soundness). For all programs c, if $\Gamma \vdash c$ then c satisfies speculative non-interference.

We conclude with a corollary that combines all the compo nents of our protection chain (type inference, type checking
 and automatic repair via our security primitives) and shows
 that repaired programs satisfy speculative non-interference.

Corollary 5.3. For all programs c, there exists a set of constraints k such that Γ^* , Prot* $\vdash c \Rightarrow k$. Let A be a set of variables that cut k, then the repaired program repair(c,A) satisfies speculative non-interference.

1025 6 Implementation and Evaluation

We now describe our implementation and evaluate BLADE on 1026 1027 an implementation of the Signal secure messaging protocol 1028 and various cryptographic algorithms. Our evaluation shows that BLADE can secure existing software systems against spec-1029 ulative execution attacks automatically. Moreover, BLADE 1030 introduces two orders of magnitude less fences than a baseline 1031 algorithm implemented in Clang. As a result, the repairs com-1032 puted by BLADE incur only a minimal performance overhead. 1033

1035 6.1 Implementation

1024

1034

We implemented BLADE in 3500 lines of Haskell code. BLADE 1036 takes as input a WebAssembly program, computes a repaired 1037 program that is safe under speculative execution and verifies 1038 its correctness via type-checking. Internally, BLADE proceeds 1039 in three stages. First, BLADE converts the WebAssembly pro-1040 1041 gram into an intermediate representation similar to the While language in Figure 5. This simplifies further processing as We-1042 1043 bAssembly is a stack-based language, *i.e.*, arguments are not represented directly, but instead kept on an argument stack. 1044 1045

Second, BLADE builds the use-def graph (§4.1) of the input program, infers a minimal cut-set (§4.2), and computes the repair (§4.3). Finally, in the last stage, BLADE extracts a typingenvironment from the use-def graph and type-checks the repaired program (§4). This independent checking step provides extra confidence that the repaired program indeed does not leak more speculatively, than it does sequentially (§5). Source code will be made available under an open source license.

6.2 Evaluation

We evaluate BLADE by answering three questions: **(Q1)** Can we apply BLADE to secure existing software? **(Q2)** How many protect statements does BLADE have to insert in order to secure those systems? and **(Q3)** How do the inserted fences affect performance?

(Q1) Applicability. To evaluate BLADE's applicability, we run it on crypto code, which is already carefully written to eschew cache-timing side channels. Our benchmarks are taken from two main sources: first, a verified implementation [29] of the Signal messaging protocol [15], and second, verified implementations of several crypto primitives taken from [38]. In particular, our benchmarks consist of

- The messaging algorithm implemented in module Signal Core and common cryptographic constructions implemented in module Signal Crypto and used in Signal.
- ▶ The HACL* SHA2 hash, AES block cypher, Curve25519 elyptic curve function, and ED25519 digital signature used in Signal.
- ▶ The SALSA20 stream cypher, SHA2 hash, and TEA block cypher from [38].

The original implementations of our benchmarks are *prov-ably* free from cache and timing side-channel. However, those proofs considered only a sequential execution model and therefore do not account for the speculative execution vulnerabilities addressed in this work.

Results. Table 1 shows the code size in Webssembly text format, and the runtime of BLADE on each benchmark. The runtime includes translation, repair and type-checking. The results are encouraging: the execution time scales proportionally with the code size and the analysis completes fairly quickly, even for large benchmarks (>60k WASM LOC): the runtime is less than 10s for all of our benchmarks.

(Q2) Number of Fences. Next, we evaluate how many fences the analysis has to insert to make the programs secure. The results are shown in Table 1. Column **B** contains our baseline, which replaces all non-constant array reads, *i.e.*, reads whose address depends on a variable, with statement stable_read (Section 3.4), implementing a SLH-like mitigation that masks the address with the array bounds-check condition. This is the proposed mitigation in the Clang compiler [10]. Column **P** shows the number of protect inserted by BLADE. All benchmarks are modified by the baseline, except for TEA, which is a simple, toy encryption algorithm PLDI'20, June 15-20, 2020, London, UK

Name	В	Р	S	P/B	LOC	Tin	ıe
CRYPTO [29]	92	1	2	1.1	3386	181.0	r
CORE [29]	47	1	2	2.1	6595	347.8	1
SHA2 [29]	156	18	34	11.5	7310	286.7	1
AES[29]	48	0	0	0	6284	28.95	1
CURVE [29]	2214	0	0	0	59921	5.571	
ED25519 [29]	2403	6	10	0.2	60308	8.797	
SALSA 20 [38]	7	0	0	0	529	20.20	1
SHA 256 [38]	23	0	0	0	334	11.23	r
TEA [38]	0	0	0	-	112	3.036	1
Total	4990	26	48	0.5	144779	-	

1111 Table 1. (B) contains our baseline, i.e., the number of 1112 stable read, if every non-constant read is protected; 1113 (P) contains the number of protect statements insert by 1114 BLADE; (S) contains the number of stable read inserted, 1115 if stable_read is used to implement protect; (P/B) 1116 contains the ratio of protect statments to the baseline 1117 fences in %; (LOC) contains the number of lines of WASM 1118 code in text format; (Time) shows the mean timing for 1119 fence inference, repair, and typechecking over 15 trials; 1120 Experiments were run on a 12" Macbook with 8GB RAM. 1121

1122

1123 (that should not be used in practice). In particular, for five of 1124 the nine programs, BLADE does not need to insert any fences. 1125 Column P/B shows the ratio of protect statements to baseline 1126 read masks in percent. For most benchmarks, our analysis has 1127 to insert under 3% of fences compared to the baseline. For the 1128 SHA2 implementation of HACL* this rises to 11.5%. Across all 1129 benchmarks, the number of fences is two orders of magnitude 1130 lower than the baseline. Since protect statements are an 1131 idealized primitive that are not available in todays hardware, 1132 we show the number of stable-read primitives that are 1133 needed to implement the protect in column S. The table 1134 shows that using stable reads requires inserting more fences 1135 by a factor of 1.8x, which underlines the benefits of a hardware 1136 implementation of protect. 1137

1138 (Q3) Performance Impact of Fences. To evaluate the per-1139 formance impact of our repair, we compared how a naive 1140 placement of fences-applying speculative load hardening to 1141 every load of a non-constant address-compares against our 1142 approach. We picked the SHA2-512 hash function for this test, 1143 and used inputs of size 4KB. Naive fence placement introduced 1144 44 fences while ours introduced only 5. Our measurements 1145 showed that while the naive repair algorithm caused 13.9% 1146 overhead, the overhead of our minimal fence replacement 1147 algorithm was only 0.42%. We used a sample size of 500, and 1148 found the relative margin of error of our measurements were 1149 less than 0.07%. 1150

7 Related Work

1151

1152

Transient Execution Attacks. Since Spectre [21] and Melt down [24] were announced, many transient execution attacks

Anon.

1156

1157

1158

1159

1160

1161 1162

1163

1164

1165

1166

1167

1168

1169

1170

1171

1172

1173

1174

1175

1176

1177

1178

1179

1180

1181

1182

1183

1184

1185

1186

1187

1188

1189

1190

1191

1192

1193

1194

1195

1196

1197

1198

1199

1200

1201

1202

1203

1204

1205

1206

1207

1208

1209

1210

exploiting different microarchitectural components and sidechannels have been discovered and new ones come to light at a steady pace. These attacks leak data across arbitrary security boundaries, including SGX enclaves [14, 35], hypervisors and virtual machines [40], and even remotely over a network [31]. We refer to [9] for a comprehensive systematization.

Detection and Repair. Wu and Wang [41] detect cache side channels via abstract interpretation by augmenting the control-flow to accomodate for speculation. Spectector [17] and Pitchfork [11] use symbolic execution on x86 binaries to detect speculative vulnerabilities. Cheang et al. [13] and Bloem et al. [8] apply bounded model checking to detect potential speculative vulnerabilities respectively via 4-ways selfcomposition and taint-tracking. Almost all these efforts [8, 11, 13, 17, 41] consider only in-order execution (except Pitchfork [11]) for a *fixed* speculation bound, and focus on vulnerability detection but do not propose techniques to repair vulnerable programs. In contrast, our type system enforces speculative non-interference even when program instructions are executed out-of-order with unbounded speculation and automatically synthesizes repairs. Given a set of untrusted input source, 007 Wang et al. [37] statically analyzes a binary to detect vulnerable patterns and inserts fences in turn. Our tool, BLADE, not only repairs vulnerable programs without user annotation, but ensures that program patches contain a minimum number of fences. Furthermore, BLADE formally guarantees that repaired programs are free from speculation-based attacks.

Speculative Execution Semantics. There have been several recent proposals for speculative execution semantics [11, 13, 17, 26]. Of those, [11] is closest to ours, and inspired our semantics (e.g., we share the 3-stages pipeline, attacker-supplied directives and the instruction reorder buffer). However their semantics targets an assembly language with direct jumps, while we reason about speculative execution of imperative programs with structured control-flow.

Hardware Mitigations and Secure Design. Both AMD AMD [5] and Intel Intel [19] recommend inserting serializing, fence instructions after bounds checks to protect against Spectre v1 attacks and some compilers followed suit [18, 28]. Unfortunately, these defenses causes significant performance degradation [9]. Taram et al. [32] propose context-sensitive fencing, a hardware-based mitigation that dynamically inserts fences in the instruction stream when dangerous conditions arise. Several secure hardware designs have been studied to remove speculative attacks from future processors. InvisiSpec Yan et al. [42] is a new micro-architecture design that features a special speculative buffer to prevent speculative loads from polluting the cache. STT [2] tracks speculative taints inside the processor micro-architecture and prevent speculative values from reaching instructions that could serve as covert channels. We think our approach could be applied to guide such hardware mitigations by pinpointing the program parts that need to be protected.

1211 References

- 1212 [1] Flows in Networks. Princeton University Press, 1962.
- [2] Speculative taint tracking (stt): A comprehensive protection forspeculatively accessed data. In *MICRO*, 2019.
- [3] Alex Aiken. Constraint-based program analysis. In Radhia Cousot and David A. Schmidt, editors, *Static Analysis*, pages 1–1, Berlin, Heidelberg, 1996. Springer Berlin Heidelberg. ISBN 978-3-540-70674-8.
- [4] José Bacelar Almeida, Manuel Barbosa, Gilles Barthe, François Dupressoir, and Michael Emmi. Verifying constant-time implementations.
 In Usenix Security, 2016.
- [5] AMD. Software techniques for managing speculation on AMD processors. https://developer.amd.com/wp-content/resources/ Managing-Speculation-on-AMD-Processors.pdf, 2018.
- [6] GILLES BARTHE, SANDRINE BLAZY, BENJAMIN GRÉGOIRE, RÉMI
 HUTIN, VINCENT LAPORTE, DAVID PICHARDIE, and ALIX TRIEU.
 Formal verification of a constant-time preserving c compiler. In *POPL*, 2020.
- [7] Atri Bhattacharyya, Alexandra Sandulescu, Matthias Neugschwandtner, Alessandro Sorniotti, Babak Falsafi, Mathias Payer, and Anil Kurmus. Smotherspectre: Exploiting speculative execution through port contention. In *Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security*, CCS '19, pages 785–800, New York, NY, USA, 2019. ACM. ISBN 978-1-4503-6747-9. doi: 10.1145/ 3319535.3363194. URL http://doi.acm.org/10.1145/3319535.3363194.
- [8] Roderick Bloem, Swen Jacobs, and Yakir Vizel. Efficient information flow verification under speculative execution. In Yu-Fang Chen,
 Chih-Hong Cheng, and Javier Esparza, editors, *Automated Technology for Verification and Analysis*, pages 499–514, Cham, 2019. Springer
 International Publishing. ISBN 978-3-030-31784-3.
- [9] Claudio Canella, Jo Van Bulck, Michael Schwarz, Moritz Lipp, Benjamin Von Berg, Philipp Ortner, Frank Piessens, Dmitry Evtyushkin, and Daniel Gruss. A systematic evaluation of transient execution attacks and defenses. In *Proceedings of the 28th USENIX Conference on Security Symposium*, SEC'19, pages 249–266, Berkeley, CA, USA, 2019. USENIX Association. ISBN 978-1-939133-06-9. URL http://dl.acm.org/citation.cfm?id=3361338.3361356.
- 1241
 [10] Chandler Carruth. Speculative load hardening. https:

 1242
 //llvm.org/docs/SpeculativeLoadHardening.html, 2019.
- [11] Sunjay Cauligi, Craig Disselkoen, Klaus von Gleissenthall, Deian
 Stefan, Tamara Rezk, and Gilles Barthe. Towards constant-time
 foundations for the new spectre era. *CoRR*, abs/1910.01755, 2019. URL
 http://arxiv.org/abs/1910.01755.
- [12] Sunjay Cauligi, Gary Soeller, Brian Johannesmeyer, Fraser Brown,
 Riad S. Wahby, John Renner, Benjamin Gregoire, Gilles Barthe, Ranjit
 Jhala, and Deian Stefan. FaCT: A dsl for timing-sensitive computation.
 In Programming Language Design and Implementation (PLDI). ACM
- SIGPLAN, June 2019.
 [13] Kevin Cheang, Cameron Rasmussen, Sanjit A. Seshia, and Pramod Subramanyan. A formal approach to secure speculation. In *Proceedings* of the Computer Security Foundations Symposium (CSF), 2019.
- [14] Guoxing Chen, Sanchuan Chen, Yuan Xiao, Yinqian Zhang, Zhiqiang
 Lin, and Ten-Hwang Lai. Sgxpectre attacks: Leaking enclave
 secrets via speculative execution. CoRR, abs/1802.09085, 2018. URL
 http://arxiv.org/abs/1802.09085.
- [15] Katriel Cohn-Gordon, Cas Cremers, Benjamin Dowling, Luke Garratt,
 and Douglas Stebila. A formal security analysis of the signal messaging
 protocol. In *EuroS&P*, 2017.
- [16] Qian Ge, Yuval Yarom, David Cock, and Gernot Heiser. A survey of microarchitectural timing attacks and countermeasures on contemporary hardware. In *Journal of Cryptographic Engineering*, 2018.
 [26] Yura C. La Contemporation of the second sec
- [17] Marco Guarnieri, Boris Koepf, José Francisco Morales, Jan Reineke, and
 Andrés Sánchez. Spectector: Principled detection of speculative information flows. In *Proc. IEEE Symp. on Security and Privacy*, SSP '20, 2020.

1264 1265

1266 [18] Intel. Using intel compilers to sidemitigate speculative execution 1267 channel issues. https://software. 1268 intel.com/en-us/articles/using-intel-compilers-to-mitigate-speculative-execution-side 2018. 1270 [19] Intel. Intel analysis of speculative execution side channels. 1271 https://newsroom.intel.com/wp-content/uploads/sites/11/2018/01/ Intel-Analysis-of-Speculative-Execution-Side-Channels.pdf, 2018. 1272 [20] Vladimir Kiriansky and Carl Waldspurger. Speculative buffer 1273 overflows: Attacks and defenses. CoRR, abs/1807.03757, 2018. URL 1274 http://arxiv.org/abs/1807.03757. 1275 [21] Paul Kocher, Jann Horn, Anders Fogh, , Daniel Genkin, Daniel 1276 Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. Spectre attacks: 1277 Exploiting speculative execution. In 40th IEEE Symposium on Security 1278 and Privacy (S&P'19), 2019. 1279 [22] Esmaeil Mohammadian Koruyeh, Khaled N. Khasawneh, Chengyu 1280 Spectre returns! speculation Song, and Nael Abu-Ghazaleh. 1281 attacks using the return stack buffer. In Proceedings of the 12th USENIX Conference on Offensive Technologies, WOOT'18, 1282 pages 3-3, Berkeley, CA, USA, 2018. USENIX Association. URL 1283 http://dl.acm.org/citation.cfm?id=3307423.3307426. 1284 [23] J. Landauer. A lattice of information. In CSFW, 1993. 1285 [24] Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner 1286 Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. Meltdown: Reading kernel 1287 memory from user space. In 27th USENIX Security Symposium (USENIX 1288 Security 18), 2018. 1289 [25] Giorgi Maisuradze and Christian Rossow. Ret2spec: Speculative 1290 execution using return stack buffers. In Proceedings of the 2018 ACM SIGSAC Conference on Computer and Communications Secu-1291 rity, CCS '18, pages 2109-2122, New York, NY, USA, 2018. ACM. 1292 doi: 10.1145/3243734.3243761. ISBN 978-1-4503-5693-0. URL 1293 http://doi.acm.org/10.1145/3243734.3243761. 1294 [26] Ross McIlrov, Jaroslav Sevcík, Tobias Tebbi, Ben L. Titzer, and Toon 1295 Verwaest. Spectre is here to stay: An analysis of side-channels and speculative execution. CoRR, abs/1902.05178, 2019. 1296 http://arxiv.org/abs/1902.05178. 1297 [27] Hanne Riis Nielson and Flemming Nielson. Flow logics for constraint 1298 based analysis. In Kai Koskimies, editor, Compiler Construction, pages 1299 109-127, Berlin, Heidelberg, 1998. Springer Berlin Heidelberg. ISBN 1300 978-3-540-69724-4. [28] Andrew Pardoe. Spectre mitigations in msvc. https://devblogs. 1301 microsoft.com/cppblog/spectre-mitigations-in-msvc/, 2018. 1302 [29] Jonathan Protzenko, Benjamin Beurdouche, Denis Merigoux, and 1303 Karthikeyan Bhargavan. Formally verified cryptographic web 1304 applications in webassembly. In Security and Privacy, 2019. 1305 [30] G. Romer and C. Carruth. C++ proposal, 2019. URL http: //www.open-std.org/jtc1/sc22/wg21/docs/papers/2018/p0928r0.pdf. 1306 [31] Michael Schwarz, Martin Schwarzl, Moritz Lipp, and Daniel Gruss. Net-1307 spectre: Read arbitrary memory over network. CoRR, abs/1807.10535, 1308 2018. URL http://arxiv.org/abs/1807.10535. 1309 [32] Mohammadkazem Taram, Ashish Venkat, and Dean Tullsen. Context-1310 sensitive fencing: Securing speculative execution via microcode customization. In ASPLOS'19. 1311 [33] Vadim Tkachenko. 20-30% performance hit from the spectre bug 1312 fix on ubuntu. https://www.percona.com/blog/2018/01/23/20-30-1313 performance-hit-spectre-bug-fix-ubuntu/, Jan 2018. 1314 [34] Eran Tromer, Dag Arne Osvik, and Adi Shamir. Efficient cache 1315 attacks on aes, and countermeasures. J. Cryptol., 23(1):37-71, 1316 January 2010. ISSN 0933-2790. doi: 10.1007/s00145-009-9049-y. URL http://dx.doi.org/10.1007/s00145-009-9049-y. 1317 [35] Jo Van Bulck, Marina Minkin, Ofir Weisse, Daniel Genkin, Baris Kasikci, 1318 Frank Piessens, Mark Silberstein, Thomas F. Wenisch, Yuval Yarom, 1319

- and Raoul Strackx. Foreshadow: Extracting the keys to the Intel SGX
 kingdom with transient out-of-order execution. In *Proceedings of the 27th USENIX Security Symposium*. USENIX Association, August 2018.
 See also technical report Foreshadow-NG [40].
- 1324
 [36] D. Volpano, G. Smith, and C. Irvine. A Sound Type System for Secure Flow Analysis. *J. Computer Security*, 4(3):167–187, 1996.
- [37] Guanhua Wang, Sudipta Chattopadhyay, Ivan Gotovchits, Tulika
 Mitra, and Abhik Roychoudhury. 007: Low-overhead defense against
 spectre attacks via binary analysis. *CoRR*, abs/1807.05843, 2018. URL
 http://arxiv.org/abs/1807.05843.
- [38] Conrad Watt, John Renner, Natalie Popescu, Sunjay Cauligi, and
 Deian Stefan. Ct-wasm: Type-driven secure cryptography for the web
 ecosystem. In *POPL*, 2019.
- [39] Conrad Watt, John Renner, Natalie Popescu, Sunjay Cauligi, and Deian Stefan. Ct-wasm: Type-driven secure cryptography for the web ecosystem. *Proc. ACM Program. Lang.*, 3(POPL):77:1– 77:29, January 2019. ISSN 2475-1421. doi: 10.1145/3290390. URL http://doi.acm.org/10.1145/3290390.
- [40] Ofir Weisse, Jo Van Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci,
 Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F. Wenisch,
 and Yuval Yarom. Foreshadow-NG: Breaking the virtual memory
 abstraction with transient out-of-order execution. *Technical report*,
 2018. See also USENIX Security paper Foreshadow [35].
- [41] Meng Wu and Chao Wang. Abstract interpretation under speculative execution. In *Proceedings of the 40th ACM SIGPLAN Conference on Program- ming Language Design and Implementation*, PLDI 2019, pages 802–815,
 New York, NY, USA, 2019. ACM. ISBN 978-1-4503-6712-7. doi: 10.1145/
 3314221.3314647. URL http://doi.acm.org/10.1145/3314221.3314647.
- [42] Mengjia Yan, Jiho Choi, Dimitrios Skarlatos, Adam Morrison, Christopher W. Fletcher, and Josep Torrellas. Invisispec: Making speculative execution invisible in the cache hierarchy. In *Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture*, MICRO-51, pages 428–441, Piscataway, NJ, USA, 2018. IEEE Press. ISBN 978-1-5386-6240-3. doi: 10.1109/MICRO.2018.00042. URL https://doi.org/10.1109/MICRO.2018.00042.
- [43] Yuval Yarom and Katrina Falkner. Flush+reload: A high resolution, low noise, l3 cache side-channel attack. In 23rd USENIX
 Security Symposium (USENIX Security 14), pages 719–732, San Diego, CA, August 2014. USENIX Association. ISBN 978-1-931971-15-7. URL https://www.usenix.org/conference/usenixsecurity14/technical-sessions/presentation/yarom.

		,	0.	
1431	Α	Full Calculus		
1432				
1433				
1434				
1435				
1436				
1437				
1438				
1439				
1440				
1441				
1442				
1443				
1444				
1445				
1446				
1447				
1448				
1449				
1450				
1451				
1452				
1454				
1455				
1456				
1457				
1458				
1459				
1460				
1461				
1462				
1463				
1464				
1465				
1466				
1467				
1468				
1469				
1470				
14/1				
14/2				
1477				
1475				
1476				
1477				
1478				
1479				
1480				
1481				
1482				
1483				
1484				

Fetch-Skip $\langle is, \mathbf{skip}: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}} \langle is + [\mathbf{nop}], cs, \mu, \rho \rangle$ Fetch-Asgn $\langle is, x := e: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}}_{\epsilon} \langle is + [x := e], cs, \mu, \rho \rangle$ Fetch-Seq $\langle is, c_1; c_2: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}}_{\epsilon} \langle is, c_1: c_2: cs, \mu, \rho \rangle$ Fetch-Ptr-Load $\langle is, x := *e: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}}_{\epsilon} \langle is + [x := \text{load}(e)], cs, \mu, \rho \rangle$ Fetch-Ptr-Store $\langle is, *e_1 := e_2 : cs, \mu, \rho \rangle \xrightarrow{\text{fetch}}_{\epsilon} \langle is + [\operatorname{store}(e_1, e_2)], cs, \mu, \rho \rangle$ Fetch-Fail $\langle is, \mathbf{fail} : cs, \mu, \rho \rangle \xrightarrow{\mathbf{fetch}} \epsilon \langle is + + [\mathbf{fail}], cs, \mu, \rho \rangle$ Fetch-Array-Load $e = e_2 < length(e_1)$ $c = x := e_1[e_2]$ fresh(p)c' =if *e* then x := *e' else fail $e' = base(e_1) + e_2$ $\langle is, c: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}} \epsilon \langle is, c': cs, \mu, \rho \rangle$ Fetch-Array-Store $e = e_2 < length(e_1)$ $c = e_1[e_2] := e_3$ fresh(p) $e' = base(e_1) + e_2$ c' =if e then *e' := e else fail $\langle is, c: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}}_{\epsilon} \langle is, c': cs, \mu, \rho \rangle$ Fetch-If-True $c = if e then c_1 else c_2$ i =guard $(e^{true}, c_2: c_5, p)$ fresh(p) $\frac{}{\langle is,c:cs,\mu,\rho\rangle} \xrightarrow{\text{fetch true}} \epsilon \langle is++[i],c_1:cs,\mu,\rho\rangle$ Fetch-If-False $c = if e then c_1 else c_2$ i =**guard** $(e^{$ false}, c_1: cs, p) fresh(p) $\langle is, c: cs, \mu, \rho \rangle \xrightarrow{\text{fetch false}} \epsilon \langle is++[i], c_2: cs, \mu, \rho \rangle$ Fetch-While $c_1 = c$; while ec $c_2 =$ if *e* then c_1 else skip $\langle is, \mathbf{while} \ e \ c: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}}_{\epsilon} \langle is, c_2: cs, \mu, \rho \rangle$ Figure 14. Fetch stage.

1539

PLDI'20, June 15-20, 2020, London, UK

Anon.

Execute $|is_1| = n-1$ $\frac{\rho' = \phi(is_1, \rho)}{\langle is_1 + [i] + is_2, cs, \mu, \rho \rangle} \xrightarrow{(\mu, \rho', o)} \langle is', cs' \rangle}{\frac{e^{xec n}}{\langle is', cs', \mu, \rho \rangle}}$ Exec-Asgn $v = \llbracket e \rrbracket^{\rho} \qquad i' = (x := v)$ i=(x=e) $\langle is_1, i, is_2, cs \rangle \xrightarrow{(\mu, \rho, \epsilon)} \langle is_1 + [i'] + is_2, cs \rangle$ Exec-Branch-Ok i =guard (e^b, cs', p) $\llbracket e \rrbracket^{\rho} = b$ $\langle is_1, i, is_2, cs \rangle \xrightarrow{(\mu, \rho, \epsilon)} \langle is_1 + [\mathbf{nop}] + is_2, cs \rangle$ **Exec-Branch-Mispredict** $[\![e]\!]^{\rho} \neq b$ i =guard (e^b, cs', p) $\langle is_1, i, is_2, cs \rangle \xrightarrow{(\mu, \rho, \text{rollback}(p))} \langle is_1, cs' \rangle$ Exec-Load store(_,_) $\notin is_1$ $i = x := \mathbf{load}(e)$ $n = \llbracket e \rrbracket^{\rho}$ $ps = (|is_1|)$ $i' = (x := \mu(n))$ $\langle is_1, i, is_2, cs \rangle \xrightarrow{(\mu, \rho, \operatorname{read}(n, ps))} \langle is_1 + [i'] + is_2, cs \rangle$ Exec-Store-Addr $n = \llbracket e_1 \rrbracket^{\rho} \qquad i' = \mathbf{store}(n, e_2)$ i =**store** (e_1, e_2) $\langle is_1, i, is_2, cs \rangle \xrightarrow{(\mu, \rho, \epsilon)} \langle is_1 + [i'] + is_2, cs \rangle$ Exec-Store-Value i = store(n, e) $v = \llbracket e \rrbracket^{\rho}$ i' =store(n, v) $ps = (|is_1|)$ $\langle is_1, i, is_2, cs \rangle \xrightarrow{(\mu, \rho, \text{write}(n, ps))} \langle is_1 + + [i'] + is_2, cs \rangle$ Figure 15. Execute stage.

	1596
Retire-Nop	1597
$\langle \mathbf{non}; i_{S}, c_{S}, u, \rho \rangle \xrightarrow{\text{retire}} \langle i_{S}, c_{S}, u, \rho \rangle$	1598
	1599
Retire-Asgn	1600
$\langle x := v : is, cs, \mu, \rho \rangle \xrightarrow{\text{retire}} \langle is, cs, \mu, \rho [x \mapsto v] \rangle$	1601
	1602
Retire-Store	1603
i = store (n, v)	1604
$(i_1 i_2 a_2 \mu_1 a_2)$ retire $(i_2 a_2 \mu_1 \mu_2 a_2)$	1605
$\langle l. ls, cs, \mu, p \rangle \longrightarrow_{\epsilon} \langle ls, cs, \mu[n \mapsto v], p \rangle$	1606
Retire-Fail	1607
$\langle \mathbf{fail} : is \ cs \ \mu \ o \rangle \xrightarrow{\text{retire}} c_{i1} \langle [] [] \ \mu \ o \rangle$	1608
$(1011, 10, 00, \mu, \mu)$ (1011 (1), 1, 1, μ, μ)	1609
	1610
Figure 16. Retire stage.	1611
	1612
	1613
$\phi(\rho[]) = \rho$	1614
$\phi(\rho(\mathbf{x} := \mathbf{y}) : \mathbf{is}) = \phi(\rho[\mathbf{x} \mapsto \mathbf{y}] : \mathbf{is})$	1615
$\phi(\rho(\mathbf{x} := \mathbf{e}); \mathbf{i}\mathbf{s}) = \phi(\rho[\mathbf{x} \mapsto \mathbf{i}]; \mathbf{s})$	1616
$\phi(\rho_1(\mathbf{x} : - \mathbf{b})) = \phi(\rho_1(\mathbf{x} : - \mathbf{b}))$	1617
$\psi(\rho,(\pi,-1)) = \psi(\rho(\pi, -1), \omega)$	

(a) Transient Variable Map.

 $\phi(\rho, (x := \mathbf{protect}(e)): is) = \phi(\rho[x \mapsto \bot], is)$

 $\llbracket v \rrbracket^{\rho} = v$ $\llbracket x \rrbracket^{\rho} = \rho(x)$ $[[length(e)]]^{\rho} = length([[e]]^{\rho})$ $\llbracket base(e) \rrbracket^{\rho} = base(\llbracket e \rrbracket^{\rho})$ $[e_1 + e_2]^{\rho} = [e_1]^{\rho} + [e_2]^{\rho}$ $\llbracket e_1 \leqslant e_2 \rrbracket^{\rho} = \llbracket e_1 \rrbracket^{\rho} \leqslant \llbracket e_2 \rrbracket^{\rho}$

 $\phi(\rho, i: is) = \phi(\rho, is)$

(b) Evaluation Function.

([]) = [] $(|\mathbf{guard}(e^b, cs, p): is)| = p: (|is|)$ (|i:is|) = (|is|)

(c) Pending Guard Identifiers.

Figure 17. Helper functions.

1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703

1704
1705

		1706
Fetch-Protect-Ptr		1707
$c = x := \operatorname{protect}(*e)$		1708
$c_1 = x := *e$ $c_2 = x := \operatorname{protect}(x)$		1709
$\langle is, c; cs, \mu, \rho \rangle \xrightarrow{\text{fetch}} \langle is, c_1; c_2; cs, \mu, \rho \rangle$		1710
		1/11
Fetch-Protect-Array		1712
$c = x := \operatorname{protect}(e_1[e_2])$		1714
$c_1 = x := e_1[e_2]$ $c_2 = x := protect(x)$		1715
$\langle is, c: cs, \mu, \rho \rangle \xrightarrow{\text{fetch}} \epsilon \langle is, c_1: c_2: cs, \mu, \rho \rangle$		1716
		1717
Fetch-Protect-Expr		1718
$\frac{c = x := \operatorname{protect}(e)}{i = x := \operatorname{protect}(e)}$		1719
$\langle is.c:cs.\mu,\rho\rangle \xrightarrow{\text{fetch}} \langle is+[i].cs.\mu,\rho\rangle$		1720
		1721
$Exec-Protect_1$		1722
$i = x := \operatorname{protect}(e)$ $v = \llbracket e \rrbracket^{\rho}$ $i' = x := \operatorname{protect}(v)$		1723
$(i_{\alpha}, i_{\beta}, i_{\alpha}, i_{\alpha}) \xrightarrow{(\mu, \rho, \epsilon)} (i_{\alpha}, i_{\beta}, i_{\beta}) \xrightarrow{(\mu, \rho, \epsilon)} (i_{\alpha}, i_{\beta}, i_{\beta})$		1724
(131,1,132,13) ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		1725
EXEC-PROTECT ₂		1726
$i = x := \mathbf{protect}(v)$		1728
$\mathbf{guard}(_,_,_) \notin is_1 \qquad i' = (x := v)$		1729
(μ,ρ,ϵ) (μ,ρ,ϵ)		1730
$\langle ls_1, l, ls_2, cs \rangle \longrightarrow \langle ls_1 + \lfloor l \rfloor + ls_2, cs \rangle$		1731
		1732
Figure 18. Semantics of protect (\cdot).		1733
		1734
		1735
		1736
		1737
		1738
		1739
		1740
		1741
		1743
		1744
		1745
		1746
		1747
		1748
		1749
		1750
		1751
		1752
		1753
		1755
		1756
		1757
		1758
		1759
	17	1760

1761 **B** Semantics of Stable Read

1762 Current processors do not provide a protect primitive in-1763 struction nor the means to implement it on top of existing 1764 instructions, in its full generality. However, for array reads, it 1765 is possible to replicate the effects of protect by exploiting the 1766 same data-dependencies tracking capabilities at the core of 1767 the processor pipeline. Indeed, Speculative Load Hardening 1768 (SLH), a mitigation technique deployed in the code gener-1769 ated by the CLANG compiler, relies on data-dependencies to 1770 secure memory loads automatically [10]. Using our formal 1771 model, we give rigorous semantics to SLH and show that it 1772 can stop transient execution attacks.

1773 At a high level, SLH injects artificial data-dependencies 1774 between the conditions used in branch instructions and the 1775 addresses loaded in the following instructions to transform 1776 control-flow dependencies into data-flow dependencies. In-1777 tuitively, these data-dependencies validate control-flow de-1778 cisions at runtime by stalling speculative loads until the pro-1779 cessor resolves the conditions. Using branch conditions, SLH 1780 masks the address of loads instructions in such a way that the 1781 processor zeroes out the address if the condition is mispre-1782 dicted, preventing misloads.

1783 To formalize this mechanism, we extend our processor 1784 model as follows. We introduce a new processor instruction 1785 $x := e ? e_1 : e_2$, which corresponds to the conditional move 1786 instruction CMOV on x86 processors. This instruction simply 1787 assigns the value of e_1 (resp. e_2) to variable x, if the condition 1788 e evaluates to true (resp. false). Importantly, this instruction 1789 is not subject to speculation: the processor must first evaluate 1790 the condition before it can resolve the assignment. We also 1791 extend expressions with the standard bitwise AND operator 1792 (&) and write $\overline{0}$ and $\overline{1}$ for bit words consisting of all 0 and 1. As 1793 usual bitmask $\overline{0}$ and $\overline{1}$ are respectively the zero and identity 1794 element for &, i.e., $[e\&\overline{0}]^{\rho} = \overline{0}$ and $[e\&\overline{1}]^{\rho} = [e]^{\rho}$.

1795 Figure 19 presents the semantics rules for CMOV and for 1796 the stable read command implemented using SLH. Rule [EXEC-1797 CMOV] evaluates the condition $(b = [\rho]^e)$ of the conditional 1798 assignment $x := e^{2} : e_{\text{true}} : e_{\text{false}}$ and assigns the corresponding 1799 expressions ($x := e_b$). Rule [FETCH-STABLE-READ-SLH] fetches 1800 command x :=stable_read (e_1, e_2) , computes the bounds check 1801 condition, the address of the indexed element, and push on 1802 the stack the following command. 1803

1804	$r := e_1 \leq length(e_2)$
1805	if <i>r</i> then
1806	$r := r?\overline{1}:\overline{0};$
1807	$x := *((base(e_1) + e_2) \& r);$
1808	else
1809	fail
1810	

The code above is similar to the code generated by a regular
array read, but additionally stores the result of the boundscheck condition in reserved variable *r*. In the then-branch, the
condition is then converted into a suitable bitmask using using

Anon.

EXEC-CMOV $i = x := e^2 : e_{\text{true}} : e_{\text{false}}$	$b = \llbracket e \rrbracket^{\rho}$	$i' = x := e_b$
$\langle is_1, i, is_2, cs \rangle \xrightarrow{(\mu, \rho, e)}$	$\stackrel{(i)}{\leftrightarrow} \langle is_1 + + [i']$	$ ++is_2,cs\rangle$
FETCH-STABLE-READ-SL $c = x := stable_read(e_1)$ $e' = base(e_1) + e_2$ $c_3 = x := *(e'\&r)$	H (a_1, e_2) $e = c_1 = r := e$ $(a_1 = r) = e$ $(a_2 = c_1; \text{if } r \text{ the } r)$	$e_2 < length(e_1)$ $c_2 = r := r?\overline{1}:\overline{0}$ $c_2; c_3$ else fail
$\langle is,c:cs,\mu,\rho\rangle^{-\frac{1}{2}}$	$\xrightarrow{\operatorname{\acute{etch}}}_{\epsilon} \langle is, c' : c \rangle$	$cs,\mu, ho angle$

Figure 19. Semantics of x:=stable_read(e_1, e_2).

the non-speculative CMOV instruction i.e., $r:=r?\overline{1}:\overline{0}$, which then masks the address loaded, i.e., $*((base(e_1)+e_2)\&r)$. As a result, the value of the address remains undefined until the processor evaluates the bounds check condition. When the condition resolves, if the index is inbound $r = \overline{1}$ and the program reads the correct address $[\![e\&\overline{1}]\!]^{\rho} = [\![e]\!]^{\rho}$ If the index is out-ofbounds, instead, $r = \overline{0}$ and the load can only read speculatively from a constant address $(x:=\mu(0))$, thus closing the leak.⁴

Revisited Example. Consider again running example Ex1 in Figure 3, where instead of standard array reads, we employ the stable read(\cdot) primitive from above. After fetching the program, the addresses of the loads are masked with the respective array bounds-check conditions. Assuming the same memory layout and content as in Figure 10 (except for the fact that arrays are shifted by one position since $\mu(0) = 0$ is reserved), the processor resolves the first bounds check and reads the array within its bounds, i.e., $x := \mu(3) = 0$. The second load attempts to read the array out of bounds (y := a[2]), and our countermeasure prevents the buffer overrun by redirecting the load to the dummy value stored at address 0. First, the processor resolves the bounds check, i.e., $r := \overline{0}$, and forwardes it to the load $y := load((base(a) + i_2) \& r)$. Then, the condition zeros out the address and the processor assigns the dummy value to variable y, i.e., $y := \mu(0)$. As a result, we always read array *b* at index z = 0 and close the leak.

 4 We assume that the first memory cell is reserved to the processor, which initializes it with dummy data, e.g., $\mu(0)$ = 0.

1826

1827

1828

1829

1830

1831

1832

1833

1834

1835

1836

1837

1838

1839

1840

1841

1842

1843

1844

1845

1846

1847

1848

1849

1850

1851

1852

1853

1854

1855

1856

1857

1816

1817

1865

1866

1867